Abstract

   In this paper is hamming code proposed implementing a structure for reconfigurable hardware for error correction bits on a line of communication. Algorithms for implementing the hamming code is made on a structure as simple and is aimed at the trials of code/decode the information to perform at a speed as much as possible, without the special hardware consumes resources. They are made functional simulations of implemented module and comparative results speed/resources occupied for various lengths of sequences